Abstract-We have performed an experimental study of the effects of ionizing radiation and bias-temperature stress on Si MOS devices with HfSiON gate dielectrics. We compare the responses of homogeneous high-Si 3 N 4 films and low-Si 3 N 4 films that contain crystalline HfO 2 . We observe that the low-Si 3 N 4 films are more sensitive to ionizing radiation than the high-Si 3 N 4 films. In particular, the low-Si 3 N 4 film that includes crystalline HfO 2 is especially vulnerable to electron trapping due to substrate injection under positive irradiation bias. Both film types exhibit reduced radiation-induced charge trapping relative to previous Hf silicates. The high-Si 3 N 4 film exhibits 16 less radiation-induced net oxide-trap charge density than earlier Hf silicate films processed without nitride. We also find that these devices are relatively robust against bias-temperature stress instabilities. Consistent with the radiation response, the low-Si 3 N 4 devices also display elevated levels of charge trapping relative to the high-Si 3 N 4 devices during bias-temperature stress.
I. INTRODUCTION
A LTERNATIVE gate dielectrics are rapidly becoming necessary to the future of advanced semiconductor technology as the SiO MOSFET reaches scaling limits. Gate leakage current becomes unmanageable as the gate oxide shrinks to the 10-regime. High-k dielectrics permit a physically thicker gate insulator, thereby reducing the gate leakage [1] . Hafnium oxide has emerged as a strong candidate due to its thermal stability and higher dielectric constant relative to other high-k transition metal atom dielectrics. On the other hand, other Hf alloys with lower dielectric constants, e.g., Hf silicates and Hf Si oxynitrides, offer improved interface qualities, but in the case of the silicates display a chemical phase separation that limits processing temperatures. The incorporation of nitrogen in Hf silicate films improves thermal stability and blocks dopant diffusion [2] , [3] . However, metallic Hf-N bonding can decrease the band gap and reduce band offsets, thereby increasing gate leakage current [3] , [4] . Various studies on HfSiON films conclude that these devices are suitable for low power applications [5] - [7] . Total-dose irradiation data on HfSiON films are at present very limited. For example, previous work by Felix et al. . [6] , [8] focused on Hf silicates with no nitride processing, and Felix et al.. [9] and Zhou et al.. [10] - [12] reported on HfO based devices where nitride processing was confined to a thin silicon oxynitride surface layer. Here we present results for HfSiON films that exhibit different trapping characteristics when exposed to ionizing radiation than either of these two previous types of dielectrics. Films with a high concentration of Si N exhibit significantly less radiation-induced charge trapping than the films discussed in the previous work.
Bias-temperature instability also is an important reliability concern for MOS devices. The applied bias at elevated temperatures induces interface traps and oxide trapped charges that affect the device threshold voltage and long term reliability [13] . Negative bias temperature instability (NBTI) is especially a concern for pMOS devices [14] . Previous experiments on SiO and HfO on Si MOS devices show positive interfacial and oxide charge generation [10] , [11] . The mechanism for NBTI is still under debate [15] . However, a widely accepted model that is especially relevant for relatively low fields and thin oxides [13] , [16] involves the release and movement of hydrogen species to the interface. The negative bias pulls H into the bulk oxide, resulting in net positive charge in the oxide. Here we evaluate the differences in charge trapping of devices with homogeneous HfSiON films and ones that contain crystalline HfO .
II. DEVICE DETAILS
The devices considered in this study are MOS capacitors with aluminum front and back contacts, Hf Si oxynitride dielectrics, and p-type silicon substrates. The device cross section is shown schematically in Fig. 1 . The devices were fabricated at North Carolina State University. The Hf/Ti source gases, 2% SiH in He, and Hf(IV)/Ti(IV) -butoxide were deposited using remote plasma enhanced chemical vapor deposition (RPECVD). Two different Hf Si oxynitride pseudoternary alloys were integrated into these devices on nitrided, plasma-oxidized interfaces (e.g., SiON). These SiON interfacial layers are nm. After deposition, rapid thermal annealing (RTA) for minute in Ar was performed at 900 C. The samples were packaged in 28-pin dual inline packages at Georgia Tech. The dielectric constant for the low-Si N (Hf SiO N ) and high-Si N (Hf SiO N ) content alloy films are and , respectively [17] . The low-Si N content film contains crystalline HfO , while the high-Si N content film is homogeneous [17] . The devices in this study have physical oxide film thicknesses of nm (EOT nm) and 2 nm (EOT nm).
III. EXPERIMENTAL DETAILS
Irradiation experiments were performed with an ARACOR 10-keV X-ray source at a dose rate of 31.5 krad(SiO )/min. The devices were irradiated incrementally to 5 Mrad(SiO ). For comparison of responses, nominally identical devices were electrically stressed for the same times required to reach each total dose increment. Bias temperature stress (BTS) experiments were done on the packaged samples in a Delta Design 9039 oven. An Agilent 4156 B Semiconductor Parameter Analyzer was used to apply biases and to monitor the currents during the experiments.
Devices were characterized via 1 MHz capacitance-voltage measurements at sweep rates from 0.02 to 0.05 V/s using the midgap method of Winokur et al. [18] . measurements were swept from accumulation to inversion after each stress interval or total dose. We note that there is a transitional period between the stress/radiation and measurement, during which no bias is applied. A fraction of the trapped charges may recombine and/or detrap during this time. High-k dielectrics are especially susceptible to electron trapping/detrapping [19] . Conventional DC measurement techniques may not account for the trapped electrons that are quickly discharged after the stress is released. A detailed study of the stress-induced threshold voltage instabilities in high-k dielectrics requires transient measurement techniques such as the pulse current-voltage characterization [20] . Nevertheless conventional and characterization methods are adequate for the total dose irradiation analysis of high-k devices. A large number of devices were used for the irradiation and stress experiments. Each data set represents results from at least 5 devices that showed similar responses.
IV. RESULTS AND DISCUSSION

A. Pre-Irradiation Characterization
The pre-irradiation characteristics showed considerable hysteresis in the thicker devices ( mV and 150 mV for the low-and high-Si N films, respectively). The hysteresis for a 15 nm low-Si N content device is shown in Fig. 2 . The hysteresis indicates a relatively high density of process-induced border traps [21] . The effective border trap density, , can be calculated by integrating the difference in forward and reverse C-V curves [22] (1)
Here-q is the electron charge, A is the capacitor area, and and are the reverse and forward capacitance values. The estimated values are cm and cm for the high-and low-Si N devices respectively. There is no measurable hysteresis in the 2 nm devices.
There is also significant pre-irradiation interface trap charge density ( cm ) in the 15 and 13 nm gate oxide devices. The pre-irradiation is much smaller ( cm ) in the 2 nm devices. Fig. 3 illustrates the gate leakage current densities at V for the low-and high-Si N devices of various film thicknesses. The gate leakage for films of nm is approximately 5 orders of magnitude less than in SiO devices of equivalent electrical thickness. This demonstrates the main advantage of these devices relative to SiO devices. Also, the low-and high-Si N films exhibit similar levels of gate leakage current for the thicker oxide devices. However, the low-Si N film shows slightly higher leakage for thinner films. The higher density of defect states in the low-Si N devices produces higher trap-assisted tunneling current [23] , which is more significant in the thinner oxide devices.
B. X-ray Irradiation
Neither the hysteresis nor the gate leakage current changes significantly with irradiation. Fig. 4 shows the characteristics of the 15 nm low-Si N device with irradiation bias V. The flatband voltage shifts and midgap voltage shifts were nearly identical for all bias conditions and all devices. Thus, radiation-induced changes in the characteristics were predominantly due to radiation-induced oxidetrapped charge. The lack of significant change in interface trap density with irradiation most likely is due to the large pre-irradiation interface trap density in the 13 and 15 nm gate oxide devices. 5 shows as a function of dose for the 15 nm low-Si N devices irradiated to 5 Mrad(SiO ) under various bias conditions. We observe similar changes in for gate biases ranging from to 1 V, with larger positive shifts occurring for gate biases of 1.5 and 2 V. The lack of significant bias dependence at moderate gate biases suggests a relatively uniform distribution of bulk charge traps, similar to previous work on hafnium silicate films [8] . The charge centroid is not affected significantly at low electric fields due to the low mobility of holes in hafnium silicate and/or high bulk oxide-trap density [24] . The similar levels of for devices irradiated with different biases may also be the consequence of a balance of electron and hole trapping in these nitrided Hf silicates. Previous work has shown that HfO dielectric films are more susceptible to electron trapping than SiO due to the large pre-irradiation bulk trap density [12] . Also, nitrided SiO is known to contain both electron and hole traps [25] , [26] . The exceptions to the lack of bias dependence occur only at higher positive bias conditions (1.5 and 2 V). Fig. 6 shows versus total dose for positive and negative bias conditions. The value of decreases monotonically for the negatively biased device, indicating net positive charge in the oxide. In contrast, the positively biased device shows primarily electron trapping, although the turnaround at higher doses shows that the net positive shift reflects an increasing amount of hole trapping relative to electron trapping at the highest doses.
At the higher positive voltages during irradiation, the Si surface layer is in inversion, and significant electron tunneling occurs. Constant voltage stress (CVS) experiments revealed that electron injection during irradiation causes significant amounts of electron trapping at the higher dose levels, due to the additional time under bias for these (but not lower) bias conditions. As we show below, the net electron trapping in Fig. 6 under large positive bias is a combination of electron injection and radiation-induced charge trapping. These combined effects are increasingly important in thin high-k dielectric layers [9] , [12] .
Figs. 7 and 8 compare the total-dose responses of the low-and high-Si N films with positive and negative irradiation biases. The radiation responses of the films are similar for the negative bias case; the low-Si N films show slightly enhanced levels of charge trapping relative to the high-Si N film. However, the positively biased devices behaved differently: the high-Si N film did not exhibit significant levels of electron trapping after irradiation, so the midgap voltage shift was negative due to net positive charge trapping.
C. Constant Voltage Stress
As demonstrated from the irradiation results, a significant amount of electron trapping occurs in the low-Si N films only at relatively high positive gate biases during irradiation. CVS tests show that the positive gate bias induces considerable electron trapping via electron injection from the substrate. Fig. 9 shows for the low-Si N film stressed with various positive biases for times similar to irradiation times. Clearly, the amount of electron trapping is larger for higher stress voltages. In addition, the initial increase in makes up the majority of the total shift, consistent with the positive bias irradiation results. The sudden increase in after the initial stress interval of s is followed by more gradual increases with stress time. This may be due to the presence of a higher density of defects near the high-k/Si interface. The HfSiON/Si MOS structure contains a thin interfacial layer of SiON between the high-k film and Si substrate. High densities of defects such as O vacancies are ideal trap sites for electrons/holes in these nitride-rich oxynitride layers [27] , [28] . Electrons fill these traps before reaching the trap sites located deeper in the bulk oxide. The band diagram in Fig. 10 illustrates the electron trapping from substrate injection under positive gate bias. Negative gate voltages did not cause hole injection since the barrier height for hole tunneling is higher than for electrons. The valence band offset for HfSiON and Si is eV, whereas the conduction band offset is eV. Fig. 11 demonstrates the CVS data of the high-and low-Si N devices stressed for times varying from 1 to seconds. We observe large initial even after 1 s. There is also a large increase in after s, as the injected electrons fill the bulk oxide traps. These results are consistent with the injected electrons filling the traps near the oxynitride interfacial layer before reaching the bulk oxide traps.
Additionally the characteristics showed no significant change in interface trap densities after CVS. This result differs from previous work on p-substrate HfO capacitors that showed significant interface trap formation after CVS [12] . However the HfO devices in that work had much lower pre-irradiation interface trap charge density ( cm ) than the devices here [12] . The nitride layers prevent H diffusion into the interfacial transition regions, thereby inhibiting interface trap formation; however, this may also limit one's ability to passivate Si dangling bonds at the interface during processing [3] , [29] .
The differences in the chemical structures of the two films evidently cause the differences in the radiation and CVS results. The "The low-Si N content film chemically phase separates after 900 C annealing, containing crystalline HfO and noncrystalline SiO [17] . Crystalline HfO contains grain boundaries that behave as electron trap sites [24] . The increased electron trapping in crystalline HfO is primarily associated with O vacancies, which are clustered at internal grain boundaries 1V versus total dose for the HfSiON devices (EOT = 4 nm) in this report and Hf silicate devices from a previous study [12] (EOT = 4:5 nm) with the same capacitor areas. [27] . Conversely, the high-Si N content film remains non-crystalline after the 900 C anneal and contains fewer trap sites due to the absence of grain boundary defects. The reduced defect generation rate under X-ray irradiation is similar to SiO , consistent with a chemical self-organization that minimizes percolation of bond-strain preventing chemical phase separation [17] . Thus, the high-Si N content film exhibits reduced charge trapping even at high positive bias conditions. Fig. 12 compares the worst-case irradiation results for the HfSiON devices in this study with Hf silicate devices from a previous study [8] . The curves of the Hf silicate devices in Fig. 12 are linear fits from data reported in [8] . They have similar dimensions (area cm and nm) as the devices in this work. The Hf silicate devices also had a high pre-irradiation interface trap density ( cm ). They displayed large hysteresis ( mV) after baking at 150 C [8] . These similar qualities allow for a fair comparison of their radiation responses.
D. Comparison With HF Silicate
The radiation-induced net oxide-charge densities as projected to the Si/SiO interface were estimated from [28] : (2) where is the change in oxide-trap charge density, is the oxide capacitance, is the electron charge, and is the capacitor area. After exposure to a total dose of 1000 krad(SiO ) with V, cm and cm for the high-and low-Si N content devices, respectively, while cm for the Hf silicate devices [8] . Hence, the amorphous high-Si N film displays less relative to the Hf silicate devices in [8] . With the exception of electron trapping at the highest applied electric fields, the low-Si N content film still demonstrates improved charge trapping characteristics relative to the Hf silicate films, with less, despite the presence of nano-crystalline HfO grains. The high-Si N content film is similar to an Hf silicate film due to its amorphous structure. However, the improvement exhibited by the low-Si N content films relative to the Hf silicate films is noteworthy, since crystalline HfO has higher defect density and greater charge trapping than high quality Hf silicates [27] The large pre-irradiation interface-trap density likely influences the irradiation results in both the HfSiON devices here and the Hf silicate devices from [8] . The effects of the high pre-irradiation are similar to the saturation of interface traps at higher doses in SiO due to the exhaustion of precursor defects [28] . Nevertheless the sizeable reduction in the radiation-induced net oxide-trap charge indicates the advancement in fabrication processes of Hf alloy MOS devices since 2002, when results for an earlier generation of Hf silicate devices were reported [8] . The results indicate the promise of nitrided Hf silicates for potential future use in radiation environments.
E. Bias-Temperature Stress
We further investigate the reliability of these films with biastemperature stress experiments. The 2 nm films displayed larger shifts in midgap voltage relative to the thicker films. Therefore, the following discussion focuses on results of these thinner films. Bias-temperature stress tests were performed on n-type substrate devices with applied gate biases ranging from to 2 V ( to 9 MV/cm). The oxides break down quickly for positive biases V. Fig. 13 illustrates as a function of stress temperature for both types of film compositions. Both types of films exhibited electron trapping under negative bias-temperature stress (NBTS) and hole trapping under positive bias-temperature stress (PBTS).
The NBTI results are unlike behavior typically found in thin HfO devices, where positive interface and oxide trapped charge generation dominate [10] , [11] . NBTS induces electron trapping that is likely caused by electron injection from the gate for the devices in this report. The electric fields applied during NBTS here are significantly higher than the values used in previous experiments on HfO /SiON devices that produced negative shifts in , where varied from -MV/cm [10] , [11] . However we found no measurable change in for smaller values of gate bias. Moreover CVS performed at room temperature with similar gate biases and stress times as in the NBTS tests produced negligible change in (not shown here). Therefore the amount of charge trapping depends strongly on temperature.
The amount of charge trapping depends on how much charge is injected during the stress. The gate injection current is likely caused by Fowler-Nordheim (F-N) and trap-assisted tunneling. The F-N current results in electron trapping via gate injection in SiO -based MOS capacitors at high electric fields ( MV/cm) [31] . Studies also show that the F-N emission rate increases with increasing temperature (in the range of 25-400 C) [32] . Fig. 14 illustrates the injected charge from each temperature stress for the HfSiON devices. We observe increasing charge injection with increasing temperature. Fig. 15 shows the F-N plot for a 2 nm low-Si N content device at room temperature and at 150 C. The devices exhibit F-N tunneling at the higher gate biases (approaching V). The higher magnitude of the curve for the device at 150 C also indicates the higher F-N emission rate at elevated temperature.
The enhanced levels of charge trapping and current levels observed in the low-Si N film, which contains more defect states than the high-Si N film, also suggest that trap-assisted tunneling is an additional mechanism for the charge trapping. Trap-assisted tunneling contributes to the total leakage current in high-k dielectrics more substantially than in SiO due to the higher density of post-process defect states in high-k materials [23] .
The results indicate that these HfSiON/Si devices are less sensitive to bias temperature stress than previous HfO devices [10] - [12] . Very large electric fields that exceed typical operating voltages are required to cause charge injection from the gate. While the charge trapping depends strongly on temperature, the sources of bias-temperature stress degradation observed here are different than typical NBTI mechanisms. Unlike the HfO devices in [10] - [12] , the HfSiON devices in this study were not treated with a hydrogen-containing (e.g., forming gas) anneal, which is reflected by the larger post-process interface trap density ( cm ) for the devices used here. Because NBTI is sensitive to hydrogen [10] - [16] , this may account for at least some of the difference in response. The challenge in device processing is to introduce enough hydrogen to passivate the dangling bonds at the interface, without introducing so much that one sees radiation-induced interface-trap buildup and NBTI [10] - [16] .
V. CONCLUSION
We have examined the total-dose irradiation response of lowand high-Si N content Hf Si oxynitride on Si MOS devices. We found significant electron trapping in the low-Si N content devices, but the high-Si N content devices exhibited relatively little electron trapping. CVS experiments showed that positive bias caused considerable electron injection (from the substrate), especially in the low-Si N content devices. Furthermore, by comparing the radiation response and CVS results of the low-and high-Si N content devices, we conclude that electron trap sites originate from the grain boundary-induced defect states in the HfO nano-grains in the chemically phase-separated low-Si N film. Both types of devices showed considerable reduction in total-dose-induced net oxide charge relative to Hf silicate devices, with approximately 16 less for the high-Si N content device after 1 Mrad(SiO ) exposure.
High electric fields ( and MV/cm) were required to induce electron/hole trapping via gate injection. Furthermore, the charge trapping only occurred for stress at elevated temperatures (100-175 C). Consistently, the charge injection increases with increasing temperature. Low-Si N content devices exhibit enhanced degradation from bias-temperature stress relative to the high-Si N content devices. Both types of HfSiON films exhibit improved radiation hardness relative to previous Hf silicate devices [8] . They also show improvement in bias-temperature reliability with respect to HfO based devices [10] - [12] . However the reduced instability possibly comes at the expense of higher post-process . Thus with further improvements to reduce the post-process interstate densities, HfSiON is a promising alternative to SiO as the gate dielectric in advanced MOS devices.
